

FIG.1



**FIG.2** 

FIG.3






FIG.5

MODE 2 C11 - C2 C2N C11 - C2 C2N C3 C11 - C2 C2 C3 C4 C4

FIG.6




FIG.7




FIG.8








FIG.9

MODE 6












FIG.12












FIG.17




FIG.18






FIG.19  $C_2 Q_1'$   $C_1$   $C_1$   $C_1$   $C_1$   $C_1$   $C_1$   $C_1$   $C_2$   $C_2$   $C_1$   $C_2$   $C_2$   $C_2$   $C_2$   $C_1$   $C_2$   $C_2$ 








FIG.23






FIG.24




Tr PRIMARY CIRCUIT IS OMITTED

**FIG.25** 




Tr PRIMARY CIRCUIT IS OMITTED


FIG.26



Tr PRIMARY CIRCUIT IS OMITTED



Tr SECONDARY CIRCUIT IS OMITTED



Tr SECONDARY CIRCUIT IS OMITTED

FIG.29 PRIOR ART

